citra-emu
/
citra-nightly
Archived
1
0
Fork 0
Code

armemu: Set GE flags correctly for SSUB16, SADD16, SSAX, and SASX.

This commit is contained in:
Lioncash 2014-12-18 11:11:30 -05:00
parent 8ac22e7efc
commit 4dc8eb40be
1 changed files with 29 additions and 4 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

33
src/core/arm/interpreter/armemu.cpp
View File

@ -5839,21 +5839,46 @@ L_stm_s_takeabort:
const s16 rm_lo = (state->Reg[rm_idx] & 0xFFFF); const s16 rm_lo = (state->Reg[rm_idx] & 0xFFFF);
const s16 rm_hi = ((state->Reg[rm_idx] >> 16) & 0xFFFF); const s16 rm_hi = ((state->Reg[rm_idx] >> 16) & 0xFFFF);
s32 lo_result;
s32 hi_result;
// SSUB16 // SSUB16
if ((instr & 0xFF0) == 0xf70) { if ((instr & 0xFF0) == 0xf70) {
state->Reg[rd_idx] = ((rn_lo - rm_lo) & 0xFFFF) | (((rn_hi - rm_hi) & 0xFFFF) << 16); lo_result = (rn_lo - rm_lo);
hi_result = (rn_hi - rm_hi);
} }
// SADD16 // SADD16
else if ((instr & 0xFF0) == 0xf10) { else if ((instr & 0xFF0) == 0xf10) {
state->Reg[rd_idx] = ((rn_lo + rm_lo) & 0xFFFF) | (((rn_hi + rm_hi) & 0xFFFF) << 16); lo_result = (rn_lo + rm_lo);
hi_result = (rn_hi + rm_hi);
} }
// SSAX // SSAX
else if ((instr & 0xFF0) == 0xf50) { else if ((instr & 0xFF0) == 0xf50) {
state->Reg[rd_idx] = ((rn_lo + rm_hi) & 0xFFFF) | (((rn_hi - rm_lo) & 0xFFFF) << 16); lo_result = (rn_lo + rm_hi);
hi_result = (rn_hi - rm_lo);
} }
// SASX // SASX
else { else {
state->Reg[rd_idx] = ((rn_lo - rm_hi) & 0xFFFF) | (((rn_hi + rm_lo) & 0xFFFF) << 16); lo_result = (rn_lo - rm_hi);
hi_result = (rn_hi + rm_lo);
}
state->Reg[rd_idx] = (lo_result & 0xFFFF) | ((hi_result & 0xFFFF) << 16);
if (lo_result >= 0) {
state->Cpsr |= (1 << 16);
state->Cpsr |= (1 << 17);
} else {
state->Cpsr &= ~(1 << 16);
state->Cpsr &= ~(1 << 17);
}
if (hi_result >= 0) {
state->Cpsr |= (1 << 18);
state->Cpsr |= (1 << 19);
} else {
state->Cpsr &= ~(1 << 18);
state->Cpsr &= ~(1 << 19);
} }
return 1; return 1;
} else { } else {