2014-04-08 23:19:26 +00:00
|
|
|
// Copyright 2014 Citra Emulator Project
|
|
|
|
// Licensed under GPLv2
|
|
|
|
// Refer to the license.txt file included.
|
2014-04-05 02:26:06 +00:00
|
|
|
|
|
|
|
#pragma once
|
|
|
|
|
2014-04-09 00:15:08 +00:00
|
|
|
#include "common/common.h"
|
|
|
|
#include "common/common_types.h"
|
2014-04-05 02:26:06 +00:00
|
|
|
|
2014-05-20 22:50:16 +00:00
|
|
|
#include "core/hle/svc.h"
|
|
|
|
|
2014-04-05 02:26:06 +00:00
|
|
|
/// Generic ARM11 CPU interface
|
2014-04-27 22:29:51 +00:00
|
|
|
class ARM_Interface : NonCopyable {
|
2014-04-05 02:26:06 +00:00
|
|
|
public:
|
|
|
|
ARM_Interface() {
|
2014-05-20 22:52:54 +00:00
|
|
|
num_instructions = 0;
|
2014-04-05 02:26:06 +00:00
|
|
|
}
|
|
|
|
|
|
|
|
~ARM_Interface() {
|
|
|
|
}
|
|
|
|
|
2014-05-17 15:59:18 +00:00
|
|
|
/**
|
|
|
|
* Runs the CPU for the given number of instructions
|
|
|
|
* @param num_instructions Number of instructions to run
|
|
|
|
*/
|
|
|
|
void Run(int num_instructions) {
|
|
|
|
ExecuteInstructions(num_instructions);
|
2014-06-01 19:08:26 +00:00
|
|
|
this->num_instructions += num_instructions;
|
2014-05-17 15:59:18 +00:00
|
|
|
}
|
|
|
|
|
2014-04-05 19:23:59 +00:00
|
|
|
/// Step CPU by one instruction
|
2014-04-05 05:23:28 +00:00
|
|
|
void Step() {
|
2014-05-17 15:59:18 +00:00
|
|
|
Run(1);
|
2014-04-05 05:23:28 +00:00
|
|
|
}
|
2014-05-17 15:59:18 +00:00
|
|
|
|
2014-04-05 19:23:59 +00:00
|
|
|
/**
|
|
|
|
* Set the Program Counter to an address
|
|
|
|
* @param addr Address to set PC to
|
|
|
|
*/
|
|
|
|
virtual void SetPC(u32 addr) = 0;
|
|
|
|
|
|
|
|
/*
|
|
|
|
* Get the current Program Counter
|
|
|
|
* @return Returns current PC
|
|
|
|
*/
|
2014-04-09 00:38:33 +00:00
|
|
|
virtual u32 GetPC() const = 0;
|
2014-04-05 19:23:59 +00:00
|
|
|
|
|
|
|
/**
|
|
|
|
* Get an ARM register
|
|
|
|
* @param index Register index (0-15)
|
|
|
|
* @return Returns the value in the register
|
|
|
|
*/
|
2014-04-09 00:38:33 +00:00
|
|
|
virtual u32 GetReg(int index) const = 0;
|
2014-04-05 19:23:59 +00:00
|
|
|
|
2014-04-10 23:57:56 +00:00
|
|
|
/**
|
|
|
|
* Set an ARM register
|
|
|
|
* @param index Register index (0-15)
|
|
|
|
* @param value Value to set register to
|
|
|
|
*/
|
|
|
|
virtual void SetReg(int index, u32 value) = 0;
|
|
|
|
|
2014-04-05 19:23:59 +00:00
|
|
|
/**
|
|
|
|
* Get the current CPSR register
|
|
|
|
* @return Returns the value of the CPSR register
|
|
|
|
*/
|
2014-04-09 00:38:33 +00:00
|
|
|
virtual u32 GetCPSR() const = 0;
|
2014-04-05 05:23:28 +00:00
|
|
|
|
2014-05-12 02:14:13 +00:00
|
|
|
/**
|
|
|
|
* Set the current CPSR register
|
|
|
|
* @param cpsr Value to set CPSR to
|
|
|
|
*/
|
|
|
|
virtual void SetCPSR(u32 cpsr) = 0;
|
|
|
|
|
2014-04-05 19:23:59 +00:00
|
|
|
/**
|
|
|
|
* Returns the number of clock ticks since the last rese
|
|
|
|
* @return Returns number of clock ticks
|
|
|
|
*/
|
2014-04-09 00:38:33 +00:00
|
|
|
virtual u64 GetTicks() const = 0;
|
2014-04-05 19:23:59 +00:00
|
|
|
|
2014-05-20 22:50:16 +00:00
|
|
|
/**
|
|
|
|
* Saves the current CPU context
|
|
|
|
* @param ctx Thread context to save
|
|
|
|
*/
|
|
|
|
virtual void SaveContext(ThreadContext& ctx) = 0;
|
|
|
|
|
|
|
|
/**
|
|
|
|
* Loads a CPU context
|
|
|
|
* @param ctx Thread context to load
|
|
|
|
*/
|
|
|
|
virtual void LoadContext(const ThreadContext& ctx) = 0;
|
|
|
|
|
2014-05-20 22:52:54 +00:00
|
|
|
/// Getter for num_instructions
|
2014-04-09 00:38:33 +00:00
|
|
|
u64 GetNumInstructions() {
|
2014-05-20 22:52:54 +00:00
|
|
|
return num_instructions;
|
2014-04-09 00:38:33 +00:00
|
|
|
}
|
2014-04-05 05:23:28 +00:00
|
|
|
|
2014-04-10 23:57:56 +00:00
|
|
|
protected:
|
2014-04-05 05:23:28 +00:00
|
|
|
|
2014-05-17 15:59:18 +00:00
|
|
|
/**
|
|
|
|
* Executes the given number of instructions
|
|
|
|
* @param num_instructions Number of instructions to executes
|
|
|
|
*/
|
|
|
|
virtual void ExecuteInstructions(int num_instructions) = 0;
|
2014-04-05 02:26:06 +00:00
|
|
|
|
2014-04-10 23:57:56 +00:00
|
|
|
private:
|
|
|
|
|
2014-05-20 22:52:54 +00:00
|
|
|
u64 num_instructions; ///< Number of instructions executed
|
2014-04-05 19:23:59 +00:00
|
|
|
|
2014-04-05 02:26:06 +00:00
|
|
|
};
|