yuzu-emu
/
yuzu
Archived
1
0
Fork 0
Code

GPU: Corrected some register offsets and removed superfluous macro registers.

This commit is contained in:
Subv 2018-03-17 16:29:20 -05:00
parent 1d9d9c16e8
commit 66dae22790
1 changed files with 3 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

12
src/video_core/engines/maxwell_3d.h
View File

@ -148,7 +148,7 @@ public:
u32 cb_data[NumCBData]; u32 cb_data[NumCBData];
} const_buffer; } const_buffer;
INSERT_PADDING_WORDS(0x74); INSERT_PADDING_WORDS(0x10);
struct { struct {
union { union {
@ -158,13 +158,7 @@ public:
INSERT_PADDING_WORDS(7); INSERT_PADDING_WORDS(7);
} cb_bind[MaxShaderType]; } cb_bind[MaxShaderType];
INSERT_PADDING_WORDS(0x494); INSERT_PADDING_WORDS(0x50A);
struct {
u32 set_shader_call;
u32 set_shader_args;
} set_shader;
INSERT_PADDING_WORDS(0x10);
}; };
std::array<u32, NUM_REGS> reg_array; std::array<u32, NUM_REGS> reg_array;
}; };
@ -217,7 +211,7 @@ ASSERT_REG_POSITION(vertex_array[0], 0x700);
ASSERT_REG_POSITION(vertex_array_limit[0], 0x7C0); ASSERT_REG_POSITION(vertex_array_limit[0], 0x7C0);
ASSERT_REG_POSITION(shader_config[0], 0x800); ASSERT_REG_POSITION(shader_config[0], 0x800);
ASSERT_REG_POSITION(const_buffer, 0x8E0); ASSERT_REG_POSITION(const_buffer, 0x8E0);
ASSERT_REG_POSITION(set_shader, 0xE24); ASSERT_REG_POSITION(cb_bind[0], 0x904);
#undef ASSERT_REG_POSITION #undef ASSERT_REG_POSITION