yuzu-emu
/
yuzu
Archived
1
0
Fork 0
Code

maxwell_3d: Add a struct for RenderTargetConfig.

This commit is contained in:
bunnei 2018-06-26 14:38:53 -04:00
parent 1bbbd26563
commit 6a28a66832
1 changed files with 19 additions and 17 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

36
src/video_core/engines/maxwell_3d.h
View File

@ -321,6 +321,24 @@ public:
INSERT_PADDING_WORDS(1); INSERT_PADDING_WORDS(1);
}; };
struct RenderTargetConfig {
u32 address_high;
u32 address_low;
u32 width;
u32 height;
Tegra::RenderTargetFormat format;
u32 block_dimensions;
u32 array_mode;
u32 layer_stride;
u32 base_layer;
INSERT_PADDING_WORDS(7);
GPUVAddr Address() const {
return static_cast<GPUVAddr>((static_cast<GPUVAddr>(address_high) << 32) |
address_low);
}
};
union { union {
struct { struct {
INSERT_PADDING_WORDS(0x45); INSERT_PADDING_WORDS(0x45);
@ -333,23 +351,7 @@ public:
INSERT_PADDING_WORDS(0x1B8); INSERT_PADDING_WORDS(0x1B8);
struct { RenderTargetConfig rt[NumRenderTargets];
u32 address_high;
u32 address_low;
u32 width;
u32 height;
Tegra::RenderTargetFormat format;
u32 block_dimensions;
u32 array_mode;
u32 layer_stride;
u32 base_layer;
INSERT_PADDING_WORDS(7);
GPUVAddr Address() const {
return static_cast<GPUVAddr>((static_cast<GPUVAddr>(address_high) << 32) |
address_low);
}
} rt[NumRenderTargets];
struct { struct {
f32 scale_x; f32 scale_x;